|
|
|
## 一[课程指南](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/%E6%99%BA%E8%83%BD%E8%8A%AF%E7%89%87%E4%B8%8E%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E5%AE%9E%E8%B7%B5%E2%80%94%E2%80%94%E8%AF%BE%E7%A8%8B%E6%8C%87%E5%8D%97) |
|
|
\ No newline at end of file |
|
|
|
## 一、[课程指南](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/%E6%99%BA%E8%83%BD%E8%8A%AF%E7%89%87%E4%B8%8E%E7%B3%BB%E7%BB%9F%E8%AE%BE%E8%AE%A1%E5%AE%9E%E8%B7%B5%E2%80%94%E2%80%94%E8%AF%BE%E7%A8%8B%E6%8C%87%E5%8D%97)
|
|
|
|
|
|
|
|
## 二、开发工具与开发环境
|
|
|
|
|
|
|
|
## 三、Verilog及System Verilog参考资料
|
|
|
|
|
|
|
|
## 四、RISC-V设计参考
|
|
|
|
|
|
|
|
## 五、C语言参考资料
|
|
|
|
|
|
|
|
## 六、Linux参考资料
|
|
|
|
|
|
|
|
## 七、其他开发用相关工具及文档 |
|
|
\ No newline at end of file |
