| ... | ... | @@ -11,7 +11,7 @@ |
|
|
|
|
|
|
|
---
|
|
|
|
# Homework
|
|
|
|
## [1.Designing a traffic light controller using verilog]()
|
|
|
|
## [1.Designing a traffic light controller using verilog](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/Homework1.Designing-a-traffic-light-controller-using-verilog)
|
|
|
|
|
|
|
|
---
|
|
|
|
# Tips/FAQs
|
| ... | ... | |
