| ... | ... | @@ -8,13 +8,15 @@ |
|
|
|
|
|
|
|
## Download link:[L05_FPGA developing](https://git.tongji.edu.cn/intelli_chip_and_system_design_course/doc/ppt/-/raw/main/L05_FPGA%20development.pptx?inline=false)
|
|
|
|
|
|
|
|
## Download link:[https://git.tongji.edu.cn/intelli_chip_and_system_design_course/doc/ppt/-/blob/main/E01_Digital%20design%20and%20verification%20practice.pptx](https://git.tongji.edu.cn/intelli_chip_and_system_design_course/doc/ppt/-/blob/main/E01_Digital%20design%20and%20verification%20practice.pptx?inline=false)
|
|
|
|
## Download link:[E01_Digital design and verification practice](https://git.tongji.edu.cn/intelli_chip_and_system_design_course/doc/ppt/-/blob/main/E01_Digital%20design%20and%20verification%20practice.pptx?inline=false)
|
|
|
|
|
|
|
|
---
|
|
|
|
# Lab Instructions
|
|
|
|
|
|
|
|
## [Lab0. Establishing Experiment Environment](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/Lab0.-Establishing-Experiment-Environment)
|
|
|
|
|
|
|
|
## [Lab1. Digital design and verification practice]()
|
|
|
|
|
|
|
|
---
|
|
|
|
# Homework
|
|
|
|
|
| ... | ... | |
