... | ... | @@ -26,7 +26,21 @@ |
|
|
## [2.Designing a LED segment driver](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/Homework2.-Designing-a-LED-Segment-Driver)
|
|
|
|
|
|
## [2e.Find information for System Verilog](https://git.tongji.edu.cn/groups/intelli_chip_and_system_design_course/-/wikis/2e-find-infomation-for-System-Verilog)
|
|
|
|
|
|
---
|
|
|
|
|
|
# Final Project
|
|
|
|
|
|
Choose one from three projects below:
|
|
|
|
|
|
## [1.A charator terminal based on RISC-V core and your custom IP]()
|
|
|
|
|
|
## [2.FFT(Fast Fouriour Transform) accelerator IP for RISC-V core]()
|
|
|
|
|
|
## [3.Integration of DDR3 memory controller for RISC-V core]()
|
|
|
|
|
|
---
|
|
|
|
|
|
# Reference
|
|
|
|
|
|
[Sipeed Tang Primer 20K reference](https://wiki.sipeed.com/hardware/en/tang/tang-primer-20k/primer-20k.html)
|
... | ... | |